Low-power display system enabled by combining oxide semiconductor and neural network technologies by Kunitake, Hitoshi et al.
LOW-POWER DISPLAY SYSTEM ENABLED BY COMBINING OXIDE SEMICONDUCTOR  
AND NEURAL NETWORK TECHNOLOGIES 
 
Hitoshi Kunitake, Semiconductor Energy Laboratory Co., Ltd., Japan 
hk1372@sel.co.jp 
 Shintaro Harada, Semiconductor Energy Laboratory Co., Ltd., Japan 
Fumika Akasawa, Semiconductor Energy Laboratory Co., Ltd., Japan 
Yuki Okamoto, Semiconductor Energy Laboratory Co., Ltd., Japan 
Takashi Nakagawa, Semiconductor Energy Laboratory Co., Ltd., Japan 
 Takeshi Aoki,Seiichi Yoneda, Semiconductor Energy Laboratory Co., Ltd., Japan 
Hiroki Inoue, Semiconductor Energy Laboratory Co., Ltd., Japan 
Munehiro Kozuma, Semiconductor Energy Laboratory Co., Ltd., Japan 
Takayuki Ikeda, Semiconductor Energy Laboratory Co., Ltd., Japan 
Yoshiyuki Kurokawa, Semiconductor Energy Laboratory Co., Ltd., Japan 
Shunpei Yamazaki, Semiconductor Energy Laboratory Co., Ltd., Japan 
 
 
Key Words: Oxide semiconductor, display system, low power, power gating, neural network, LSI 
 
An oxide semiconductor (OS)-based field effect transistor (OSFET) exhibits the advantage of having an extremely 
low off-state current; moreover, the OSFET displays an off-state current that is ten orders of magnitude lower than 
that of a CMOS-FET [1]. Recently, numerous applications that harness this feature have been reported [2]. For 
instance, charge leakage from a data retention node of a pixel significantly decreases when the display 
incorporates OSFETs in its pixel circuit (OS display) [3, 4]. This minimizes degradation in the image quality when 
the displayed image is static despite using lower refresh rates. Consequently, the consumed power of the display 
driver circuit can be reduced by a large margin. This driving method is termed idling stop (IDS) driving. The 
OSFET’s low-leakage can also effectively enable a type of ULSICs that we term OS-large-scale integrated circuits 
(OSLSI) [5, 6]. 
 
When a display system employs a low-power OS display panel compatible with IDS driving, the power 
consumption of control circuits such as display controllers (display driver ICs or DDIs) becomes non-negligible. 
The power consumption of the display system as a whole can be reduced by employing OSLSI in its DDI; we call a 
display system with such a configuration an "OS display system." Figure 1 shows an example of an OS display 
system that is based on the aforementioned ideas. In this system, the DDI receives the video data from the image 
host. Following the image processing (e.g., gamma correction and dimming correction corresponding to the 
illuminance of an external light), the DDI sends the data to the OS display. A timing controller that generates the 
timing signals required to sync the gate drivers of the OS display is included in the DDI. Accordingly, the gate and 
source drivers can be simultaneously controlled using a single monolithic IC. The IDS driving of the OS display can 
be tuned by controlling the timing signal. Power consumed by the DDI can be reduced by incorporating a 
nonvolatile register using OSFETs (an OS backup circuit) to the standard DDI configuration. When power gating 
(PG) is to be performed, the nonvolatile-register-inclusive DDI can move the configuration parameters used for 
image processing etc. from a volatile register and store them in the nonvolatile register. This eliminates the 
necessity of reconfiguring the parameters after recovery from the PG, whereby the OS display can be 
instantaneously recovered. In this manner, the entire OS display system can be driven using IDS driving, enabling 
a low-power system. 
 
In addition, accurate timing of the PG in the OS display system is crucial for further power reduction of the 
proposed display system. For the PG of the DDI, preparatory measures that include the storage of the 
configuration parameters in nonvolatile registers are time consuming. Therefore, the DDI can be driven with an 
even lower power when the PG is more aggressively utilized by taking the break-even time (BET) of the DDI into 
account. The use of supervised learning in neural networks (NN) is one example of a method for estimating the PG 
timing. The most dominant operation performed in NN circuits is a product-sum operation, wherein a circuit that 
enables the retention of calculation results in an analog format presents a configuration that can efficiently perform 
this task. This configuration is OSFET-compatible, which benefits from the associated low off-state current. The 
NN estimates the optimal PG timing based on the frame memory’s power consumption and the input signal of 
sensor ICs, such as a touch sensor. When the NN estimates an output that indicates an interval shorter than that 
of the BET of the OS display system, i.e., when the PG is not expected to reduce the consumed power, the NN 
omits the IDS. In this manner, the NN determines whether to perform the IDS, generates IDS control signals, and 
sends the signals to the DDI. 
 
By using OSFETs in display driver systems, PG can be performed not only on the display panel itself, but also on 
peripheral circuits. In addition, the power consumption efficiency of the display system can be further optimized by 
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Figure 1 – A block diagram of the OS display system. 
